menu

Poster SM-06

Monolithic 3D CMOS with Reversible n/p Stacks

Weng Tzu-Ting

Author

Tzu-Ting Weng1, Der-Hsien Lien1* and Kazuhito Tsukagoshi2*

Affiliation

2Thin Film Electronics Group, MANA, NIMS
1Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan.

URL

https://www.nims.go.jp/mana/jp/research/semiconductor-materials/thin-film-electronics.html

Biography

Tzu-Ting Weng is a Ph.D. candidate in institute of Electronics at National Yang Ming Chiao Tung University, working under Prof. Der-Hsien Lien, with a current collaborative research stay at NIMS WPI-MANA under the guidance of Dr. Kazuhito Tsukagoshi. Her research, developed in collaboration between the two groups, focuses on low-temperature oxide semiconductor fabrication, tellurium-based p-type devices, and monolithic 3D integration technologies for post-CMOS computing hardware applications.

Abstract

Monolithic three-dimensional (M3D) integration has emerged as a promising strategy for extending device scaling beyond the constraints of conventional planar architectures. By vertically integrating multiple device layers through fine-pitch interconnects, M3D technology can increase functional density while reducing interconnect length and energy consumption in advanced logic and memory systems. A major challenge, however, is the stringent back-end-of-line (BEOL) thermal constraint, as post-fabrication processes must remain below approximately 400 °C to avoid damaging the underlying circuitry. Although various low-temperature semiconductor materials have been explored for M3D applications, few can support complementary n- and p-type devices with sufficient flexibility for arbitrary vertical stacking. In this work, we demonstrate a complementary field-effect transistor (CFET) platform based on low-temperature-deposited n-type indium oxide (In2O3) and p-type tellurium (Te). The proposed reversible stacking approach allows the realization of CMOS inverters, multilayer logic circuits, and a functional three-dimensional SRAM cell. Importantly, the entire fabrication process is completed below 300 °C, making the platform compatible with BEOL processing. This approach establishes a scalable route toward vertically integrated complementary electronics with built-in interconnectivity, offering new opportunities for future three-dimensional system-on-chip architectures.

Figure for Weng Tzu-Ting abstract
Fig. 1. Schematic illustration of the reversible stacking M3D CFET architecture; insets display the respective crystal structures.

References

  1. Zhao, C., Tan, C., Lien, D.-H., Song, X., Amani, M., Hettick, M., Nyein, H. Y. Y., Yuan, Z., Li, L., Scott, M. C., & Javey, A. Nat. Nanotechnol. 15, 53–58 (2020), DOI: 10.1038/s41565-019-0585-9
  2. Wang, Y., Qiu, G., Wang, R., Huang, S., Wang, Q., Liu, Y., Du, Y., Goddard, W. A., Kim, M. J., Xu, X., Ye, P. D., & Wu, W. (2018). Nature Electronics, 1, 228–236, DOI: 10.1038/s41928-018-0058-4
NIMS
MANA
JSPS
JST ASPIRE