The 6th Waseda-NIMS International Symposium Demonstration of Nanowire Schottky Barrier Tunnel FET Opearation

• Taiyu Xu¹, Shuichiro Hashimoto¹, Kohei Takei¹, Jing Sun¹, Xu Zhang¹, Shuhei Asada², Takashi Matsukawa³, Meishoku Masahara³ and Takanobu Watanabe^{1,2*}

¹ Department of Nanoscience and Nanoengineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan.
 ² Department of Electronic and Physical Systems, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan.
 ³ National Institute of Advanced Industrial Science and Technology (AIST), 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan.
 *E-mail address: watanabe-t@waseda.jp

Introduction The Schottky barrier tunnel FET (SBTFET) [1] is a promising alternative for conventional MOSFET, which faces the scaling limit posed by the short channel effect. On current of SBTFET flows by tunneling through the Schottky barrier at metal source/channel interface, and the gate modulates the barrier width. SBTFET has advantages of low thermal budget, abrupt source/drain junction and no random dopant fluctuation. However, it is difficult to conduct a high density of current by tunneling, and thus it is quite important issue to secure the ON current density by employing the nanowire (NW) channel structure. In this study, we have fabricated NW-SBTFET and succeeded in demonstrating the tunneling FET operation.

Experiment The device is fabricated on lightly p-type doped (100)SOI wafer with 45nm thick Si, 145nm thick BOX and 750um Si-substrate. <110> oriented Si-NWs of 10 lines and pads are fabricated by electron beam lithography, followed by TMAH wet etching. The NWs undergo thermal oxidation in dry O₂ ambient at 850 °C for 3h. The width of NWs including the oxide layer are 68-120 nm. After thermal oxidation, P⁺ ions are implanted at 25keV (1.0×10^{12} cm⁻²). In order to form ohmic contacts, higher dose of P⁺(1.0×10^{15} cm⁻²) is implanted into the drain side pads and annealed at 950 °C for 10min to activate the implanted ions. The thermal oxide is partially removed by BHF and 20nm thick Ni is deposited by ion sputtering. Then Ni silicide is formed by annealing at 410 °C for 120s. The unreacted Ni is removed by SPM. Finally, the oxide on the drain side pad is removed by BHF and AlSi electrodes are formed on source/drain pads. The schematic of the device structure is shown in Fig.1. Finally. FET characteristics are carried by applying backgate voltage (V_{bg}).

<u>Results and Discussions</u> Fig.2(a) and 2(b) show the lateral SEM image of Ni silicided NW and cross-sectional SEM image of Si-NWs. Fig.3 shows the dependence of I_d -V_{bg} characteristic on NWs width. ON current density is enhanced for V_{bg} > 20V. The enhanced current component is the tunneling current through the Schottky barrier, which was confirmed by the Fowler-Nordheim(F-N) plot[2,3]. We have performed a TCAD device simulation and confirmed that the stronger electric field concentrates on a small region around the edge of thinner NWs. Therefore, ON current

density enhancement observed thinner NW device is attributed to the local electric field concentration at the NW edges.

Acknowledgement This work was supported by Grant-in-Aid for Challenging Exploratory Research (26630135) from MEXT Japan.

Reference

[1]R.Jhaveri et al., IEEE Trans.
Elec. Dev. 56.1, 93 (2009).
[2]R.H. Fowler et al., Proc. Royal Soc. Lond. A, 119, 173 (1928).
[3]M. Lenzlinger and E.H. Snow, J. Appl. Phys., 40, 278 (1969).




Figure 2 SEM images of NW-SB-TFET (a)lateral image and (b)cross-sectional image.




Figure 1 Schematic views of NW-SB-TFET with Ni silicide.




Figure 3 I_d - V_{bg} characteristics with different NW width.